By increasing the number of the power switches in the circuit, the performance of the inverter can be improved.
The number of power switches in the multilevel inverter will determine the number of level in the output voltage at the load. As the number of power switches used in the multilevel inverter increases, the staircase voltage level at the load also will increase. The main feature of the multilevel inverter is it has the ability to reduce the voltage stress on each of the power switches due to the utilization of the multiple levels in DC bus of the circuit [2] . This is important especially when a high DC side voltage is imposed by the load to be applied to the multilevel inverter [3] . Furthermore, smaller distortion in the multilevel inverter AC side waveform can be achieved even though at low switching frequency.
The multilevel inverter has some other benefit such as the switching losses in the inverter are reduced by the increased flexibility for voltage waveform produced by the increasing number of voltage levels [4] . The circuit also permits the existing power switches to be used in systems where voltages higher than the individual switch rating are applied to the load [5] . There are three main type of the multilevel inverter topology; Flying Capacitor Multilevel Inverter (FCMI), Diode This structure allows for the inverter to supply hi gh capabilities especially during the power outages due to the redundancy in switching states provided by the clamping capacitor [6] . By assuming that the voltage rating for each of capacitor applied in the circuit is equal with the switching devices, an m-Ievel of inverter will require a total of (m -1) x (m -2)/2 auxiliary capacitor per phase leg in addition to (m -1) main DC bus capacitor [7] . It is different with DCMI which for m-Ievel of this type of inverter, it is only required (m -1)
capacitors on the same voltage rating as the switching devices From FCMI configuration, it is basically only used one DC source in order to operate as the DC to AC converter. It is different with the CMI which it need separate DC source for its operation. As been explained before, it is basically will limit the application of the inverter itself. The FCMI will function properly when correct triggering signal is applied to the switching devices and it generates low harmonic distortion at its output. The filter is usually not used in this type of multilevel inverter.
III. DESIGN AND DEVELOPMENT OF FCMI SIMULATION

MODEL
The simulation model of FCMI was developed using MATLAB/Simulink simulation software. Figure 1 shows the block diagram of the single phase three level FCMI. I nduct or
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This The signals from the PIC are then connected to optocouplers, MCT5201 and IGST drivers, IR2117 before connecting them to the IGSTs. Optocouplers and IGST drivers provide as an isolation and protection circuits to the IGST. IGST drivers are also needed to drive the IGSTs.
V.
RESULTS AND DISCUSSIONS
Sased from the timing of the switching sequence, Figure 6 shows the timing diagram of the switching of all eight IGSTs. VI.
CONCLUSIONS
This paper focuses on the design and development of a single phase three level FCMI which are basically one type of 404 multilevel inverter that have special characteristic such as the equal switching time for each switch that used in the inverter circuit. This type of multilevel inverter also has low harmonics at its output. The design of the triggering circuit has some special characteristics in which it has four pairs of signal which are inverted to each other. The timing for each switching devices is designed to have an equally switching duration so that every IGBTs are switching optimally.
